

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Seetharaman Sridhar, et al.

Docket No: TI-36658

Serial No:

10/695,307

Conf. No:

4176

Examiner:

Maria F. Guerrero

Art Unit:

2822

Filed:

10/28/2003

For:

METHOD AND SYSTEM FOR IMPROVING PERFORMANCE OF MOSFETS

ELECTION

Commissioner For Patents P.O. Box 1450 Alexandria, VA 22313-1450 MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a)
I hereby certify that the above correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 3-28-05

Ann Trent

Dear Sir:

This election is offered in response to the Examiner's restriction requirement mailed February 25, 2005.

Applicants hereby elect to pursue Group I of Claims 1-16, drawn to method of making semiconductor devices, without traversing the Examiner's restriction requirement.

Respectfully submitted,

Petel K. McLarty\

Attorney for Applicants

Reg. No. 44,923

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-4258